



# SRI VENKATESWARA

## COLLEGE OF ENGINEERING AND TECHNOLOGY

Thirupachur-631203, Tiruvallur TK & DT  
Approved by AICTE New Delhi & Affiliated to Anna University, Chennai  
(A Telugu Minority Institution)

List of Students Under taking Project /Work For the Academic Year 2022-2023

Program Name: VLSI DESIGN

### PROJECT BATCH LIST 2022-2023

BATCH NUMBER	REGISTER NUMBER	STUDENTS NAME	PROJECT TITLE	NAME OF THE GUIDE
1	112421419017	SUMITHRA R	THROUGHPUT/AREAOPTIMIZED RCHITECTURE FOR ELLIPTIC-CURVE DIFFIE-HELLEMAN PROTOCOL	Mr. V. - RAJESHKUMAR
2	112421419007	PRIYADHARSHINI R	ENERGY EFFICIENT ECG SIGNAL PROCESSING USING PRUNED AND TRUNCATED HAAR DISCRTE WAVELET TRANSFORM & INTEGER WAVELET TRANSFORM	Mr. V. RAJESHKUMAR
3	112421419010	SARANYA V	A FULLY DIFFERENTIAL DIFFERENCE TRANSDUCTANCE AMPLIFIER TOPOLOGY BASED CMOS INVERTERS	Mr.E.MURALI
4	112421419006	PREETHA A	VLSI IMPLIMENTATION OF HIGH ADAPTVE FILTER STRUCTURE FOR SPEECH ENHANCEMENT	Mr. V. RAJESHKUMAR
5	112421419018	VAIRAMUTHU G	HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE-OPERAND BINARY ADDER	Mr. V. RAJESHKUMAR
6	112421419016	SUMAN M	AN EFFICIENT VLSI IMPLIMENTATION OF EDGE DETECTION	Mr. V. RAJESHKUMAR



**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Tiruvallur - 631 203



# SRI VENKATESWARA

## COLLEGE OF ENGINEERING AND TECHNOLOGY

Thirupachur-631203, Tiruvallur TK & DT  
Approved by AICTE New Delhi & Affiliated to Anna University, Chennai  
(A Telugu Minority Institution)

			ALGORITHM FOR IMAGE PROCESSING APPLICATION	
7	112421419001	JANANIG	IMPLIMENTATION OF LAUNCHING WEBPAGE AND TAKING SCREENSHOT USING SELINIUM	Mr. V. RAJESHKUMAR
8	112421419011	SATHYARAJ R	A LOW POWER AND HIGH-ACCURACY APPROXIMATE MULTIPLIER WITH RECONFIGURABLE TRUNCATION	Mr. V. RAJESHKUMAR
9	112421419002	KANIMOZHI J	DESIGN OF A LOW POWER AND LOW AREA FLASH ADC USING SAR COMPARATOR ON CMOS PROCESS	Mr. V. RAJESHKUMAR
10	112421419005	NARMADHA S	IMPLEMENTATION OF MODULATOR AND DEMODULATOR FOR 5G	Mr. V. RAJESHKUMAR



  
**PRINCIPAL**  
Sri Venkateswara College  
Engineering and Technology,  
Thirupachur, Tiruvallur - 631 203

# THROUGHPUT / AREA OPTIMIZED ARCHITECTURE FOR ELLIPTIC-CURVE DIFFIE-HELLEMAN PROTOCOL

A PROJECT REPORT  
(PHASE II)

*Submitted by*

**SUSMITHA R (112421419017)**

*In partial fulfilment for the award of the degree of*

**MASTER OF ENGINEERING**

*in*

**VLSI DESIGN**



**SRI VENKATESWARA COLLEGE OF ENGINEERING AND  
TECHNOLOGY, THIRUVALLUR**



**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur - 631 203

**ANNA UNIVERSITY, CHENNAI - 600 025**

**OCTOBER 2023**

ANNA UNIVERSITY, CHENNAI  
BONAFIDE CERTIFICATE

Certified that this Report titled "THROUGHPUT/AREA OPTIMIZED ARCHITECTURE FOR ELLIPTIC-CURVE DIFFIE-HELLMAN PROTOCOL" is the bonafide work of SUSMITHA R (112421419017) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported herein does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.

*K. Archana*  
9/10/23

SIGNATURE

MRS. K. ARCHANA M.E.,  
Assistant Professor  
Department of Electronics and  
Communication Engineering  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur.

*F*  
*A*  
09/11/23

SIGNATURE

Mr. V. RAJESH KUMAR, M.E.,  
Assistant Professor and Head  
of the Department of Electronics  
and Communication Engineering  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur.



*[Handwritten Signature]*

PRINCIPAL

Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ACKNOWLEDGEMENT

Protected by the omnipotent powers of the Almighty God, together with the blessings of our Parents, their unconditional love, support and encouragement, success has in completing this project. It is our dignity to dedicate this project to them.

I express my hearty sincerity to our Chairman Dr. S. K. PURUSHOTHAMAN, M.E., Ph.D., for providing their appreciation and facilities which made the experience a pleasant one.


It is a great pleasure to express my gratitude and thanks towards our Principal Dr. S. PALANI, M.E., Ph.D., for the kind support and constant encouragement.

I express my profound gratitude to Head Department of Electronic and Communication Engineering Mr. V. RAJESH KUMAR, M.E., for their constant support, encouragement and friendly guidance through out the period of study, without hitting this mark of success would have been laymans dream.

It is a great pleasure to express my gratitude and thanks my project guide Mrs. K. ARCHANA M.E., Assitant professor for his uninterrable suggestions and words of improvements regarding this project, which played a major role in guiding us in my track.

Sincerely we thank all faculty members and technical assistance of the department of Electronics and Communications Engineering for encouraging us time to time in the preparation of this project.




  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ABSTRACT

This project presents a high-speed and low-area accelerator architecture for shared key generation using an elliptic-curve Diffie-Hellman protocol over  $(GF^{233})$ . Concerning the high speed, the proposed architecture employs a two-stage pipelining and a Karatsuba finite field multiplier. The use of pipelining shortens the critical path which ultimately improves the clock frequency. Similarly, the employment of a Karatsuba multiplier decreases the required number of clock cycles. Moreover, an efficient rescheduling of point addition and doubling operations avoids data hazards that appear due to pipelining. Regarding the low area, the proposed architecture computes finite field squaring and inversion operations using the hardware resources of the Karatsuba multiplier. Furthermore, two dedicated controllers are used for efficient control functionalities.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## CONCLUSION

This project has presented a shared key generation architecture using the ECDH protocol of ECC with the consideration of high-speed and low-area at the same time. A 2-stage pipelining and a Karatsuba multiplier are incorporated to achieve high speed. The employed pipelining has reduced the critical path and improved clock frequency. Similarly, the utilization of the Karatsuba multiplier has decreased clock cycles. Towards the low-area goal, singular adder and multiplier units are included for arithmetic operations. These operations are addition, multiplication, squaring (providing similar inputs to the multiplier) and inversion (using the Itoh-Tsujii algorithm). This strategy has ultimately helped us to reduce the hardware resources. Two FSM-based dedicated controllers are employed for efficient control functionalities.



**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

ENERGY EFFICIENT ECG SIGNAL PROCESSING USING  
PRUNED AND TRUNCATED HAAR DISCRETE WAVELET  
TRANSFORM & INTEGER WAVELET TRANSFORM

A PROJECT REPORT

(PHASE II)

*Submitted by*

PRIYADHARSHINI R (112421419007)


*In partial fulfilment for the award of the degree of*

MASTER OF ENGINEERING IN VLSI DESIGN



SRI VENKATESWARA COLLEGE OF ENGINEERING AND  
TECHNOLOGY, THIRUVALLUR



  
PRINCIPAL  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

ANNA UNIVERSITY, CHENNAI-600 025

OCTOBER 2023



ANNA UNIVERSITY, CHENNAI

BONAFIDE CERTIFICATE

Certified that this Report titled "ENERGY EFFICIENT ECG SIGNAL PROCESSING USING PRUNED AND TRUNCATED HAAR DISCRETE WAVELET TRANSFORM & INTEGER WAVELET TRANSFORM" is the bonafide work of PRIYADHARSHINI R (112421419007) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported herein does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.

~~f A 9/X/23~~

SIGNATURE

MR.V.RAJESH KUMAR,M.E.,

Assistant Professor

Department of Electronics and  
Communication Engineering

Sri Venkateswara College of  
Engineering And Technology,

Thirupachur, Thiruvallur.



~~f A 09/X/23~~

SIGNATURE

MR.V.RAJESH KUMAR,M.E.,

Assistant Professor Head of the  
Department of Electronics and  
Communication Engineering

Sri Venkateswara College of

~~PRINCIPAL~~  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203.


Thirupachur, Thiruvallur.

~~Q~~

## ABSTRACT

The approximate computing paradigm emerged as a key alternative for trading off accuracy and energy efficiency. Error-tolerant applications, such as multimedia and signal processing, can process the information with lower-than-standard accuracy at the circuit level while still fulfilling a good and acceptable service quality at the application level. The automatic detection of R-peaks in an electrocardiogram (ECG) signal is the essential step preceding ECG processing and analysis. The Haar discrete wavelet transform (HDWT) is a low-complexity pre-processing filter suitable to detect ECG R-peaks in embedded systems like wearable devices, which are incredibly energy constrained. This work presents an approximate HDWT hardware architecture for ECG processing at very high energy efficiency. Our best-proposal employing pruning within the approximate HDWT hardware architecture requires just seven additions. The use of a truncation technique to improve energy efficiency is also investigated herein by observing the evolution of the signal-to-noise ratio and the ultimate impact in the ECG peak-detection application. This project finds that our HDWT approximate hardware architecture proposal accepts higher truncation levels than the original HDWT.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ACKNOWLEDGEMENT

My heart is filled with gratitude to the **ALMIGHTY GOD** for empowering me with wisdom, courage and strength to complete this project successfully. I express my gratitude to my **Parents** who gave whatever help needed at the right time.

I extend my sincere thanks to **Dr S.K. PURUSOTHAMAN, M.E. Ph.D.,** Chairman, SVCET and **Prof. Dr. S.PALANI, M.E. Ph.D.,** Principal, for their invigorating and practical advice.

I am thankful to **Mr. V. RAJESH KUMAR, M.E.,** Head of the Department ECE, for his untiring efforts and encouragement during the course of completion of the project.

I would like to thank my guide my **Mr. V. RAJESH KUMAR, M.E.,** Assistant Professor Department of ECE for his inexplicable advice and immense co-ordination and timely ideas to complete this project.

I extend my grateful thanks to our department faculties and technical assistants of ECE for the inexplicable advice which resulted in the project being completed on as pre schedule.



**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## CHAPTER 8

### CONCLUSION

The project on "Efficient Energy-Efficient ECG Signal Processing using Pruned and Truncated Integer Wavelet Transform" implemented in ModelSim design tool demonstrates significant advancements in ECG signal processing. The utilization of Pruned and Truncated Integer Wavelet Transform offers a streamlined approach to reduce computational complexity, making it energy-efficient. Pruned and truncated integer wavelet transforms significantly reduce computational demands, enhancing energy efficiency in ECG signal processing. ModelSim proves to be a robust and versatile tool for designing and simulating signal processing algorithms. The proposed approach maintains high signal fidelity while minimizing resource usage. Lower energy consumption makes it suitable for resource-constrained applications such as portable medical devices. The project sets a foundation for further research in optimizing ECG signal processing algorithms for real-time applications. The integration of efficient processing techniques contributes to improved healthcare monitoring solutions. Pruning and truncating wavelet coefficients can be adapted to other biomedical signal processing domains. The project aligns with the broader goal of reducing energy consumption in healthcare technology. ModelSim's capabilities streamline the development and testing of innovative signal processing methods. The achieved results indicate promise for practical implementation in wearable and IoT-based healthcare devices. Future work may involve hardware acceleration for even greater energy efficiency. The project underscores the importance of energy-efficient algorithms in the era of IoT healthcare. Collaboration with medical professionals can lead to real-world deployment and clinical validation. Ongoing research can explore additional optimization techniques for signal processing. Overall, this project advances the field of



**A FULLY DIFFERENTIAL DIFFERENCE  
TRANSCONDUCTANCE AMPLIFIER  
TOPOLOGY BASED CMOS INVERTERS**

**A PROJECT REPORT**

**(PHASE-II)**

*Submitted by*

**SARANYA.V (112421419010)**


*In partial fulfillment for the award of the degree of*

**MASTER OF ENGINEERING IN VLSI DESIGN**



**SRI VENKATESWARA COLLEGE OF ENGINEERING AND  
TECHNOLOGY, THIRUPACHUR: THIRUVALLUR**



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology  
Thirupachur, Thiruvallur - 631 203

**ANNA UNIVERSITY, CHENNAI 600025  
OCTOBER 2023**

## BONAFIDE CERTIFICATE

Certified that this project titled "A FULLY DIFFERENTIAL DIFFERENCE TRANSCONDUCTANCE AMPLIFIER TOPOLOGY BASED ON CMOS INVERTERS" is the bonafide work of SARANYA.V (112421419010) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported herein does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.

*F A 09/10/23*  
SIGNATURE

Mr. V. RAJESH KUMAR, M.E.,  
HEAD OF THE DEPARTMENT  
Electronics and Communication  
Engineering,  
Sri Venkateshwara College of  
Engineering & Technology,  
Thirupachur.



*E. Murali 9/10/23*  
SIGNATURE


Mr. E. MURALI, M.TECH.,  
ASSISTANT PROFESSOR  
Electronics and Communication  
Engineering,  
Sri Venkateshwara college of  
Engineering & Technology,  
Thirupachur.

*[Signature]*  
PRINCIPAL  
Sri Venkateshwara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ABSTRACT

This project presents a fully differential difference transconductance amplifier (FDDTA) architecture based on CMOS inverters. Designed in a 90-nm CMOS process it operates in weak inversion when supplied with 0.25 V. In addition, the FDDTA requires no supplementary external calibration circuit, like tail current or bias voltage sources, since it relies on the distributed layout technique that intrinsically matches the CMOS inverters. For analytical purposes, we carried out a detailed investigation that describes all the concepts and the whole operation of the FDDTA architecture. Furthermore, a comparison between the modeling equations and measured data assures high performance.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology.  
Thirupachur, Thiruvallur - 631 203

## ACKNOWLEDGEMENT

Protected by the omnipotent powers of the almighty god, together with the blessings of our Parents, their unconditional love, support and encouragement, success has in completing this project. It is our dignity to dedicate this project to them.

I express my hearty sincerity to our Chairman **Dr. S.K. PURUSOTHAMAN, M.E., Ph.D.**, for providing their appreciation and facilities which made the experience a pleasant one.


It is a great pleasure to express my gratitude and thanks towards our principal **Dr. S. PALANI, M.E., Ph.D.**, for their kind support and constant encouragement

I express my profound gratitude to Head of the Department of Electronics and communication Engineering **Mr. V. RAJESH KUMAR, M.E.**, for Their constant support, Valuable suggestions, encouragement and friendly guidance throughout the period of study, without which hitting this mark of success would have been a layman's dream.

It is a great pleasure to express my gratitude and thanks towards my project guide **Mr. E. MURALI, M.TECH.**, Assistant Professor for his uninterrupted suggestions and words of improvement regarding this project, which played a major role in guiding us in my track.

Sincerely, we thank all the faculty members and technical assistance of the department of Electronics and communication Engineering for encouraging us time to time in the preparation of this project



  
**PRINCIPAL**  
**Sri Venkateswara College of**  
**Engineering and Technology,**  
Thirupachur, Thirupachur, Pin : 631 203



## CHAPTER 8

### CONCLUSION & REFERENCES


In conclusion, the realization of a fully differential difference transconductance amplifier (DDTA) topology based on memristor inverters within LTSpice represents a groundbreaking achievement at the intersection of analog circuit design and memristor technology. This project showcases the immense potential of memristors in creating innovative and highly adaptable analog circuitry.

The DDTA architecture exhibits exceptional attributes, including high linearity, wide bandwidth, and low power consumption, making it a compelling choice for various analog signal processing applications. The integration of memristors provides an additional layer of versatility and tunability, enabling precise control over amplifier characteristics.

The incorporation of fully differential operation enhances the suitability of the amplifier for balanced signal processing, which is integral in communication and measurement systems. This work not only underscores the practicality of memristor technology but also showcases its potential for advancing analog circuitry.

As memristor technology continues to evolve, this project lays a solid foundation for further exploration, optimization, and real-world implementations in diverse applications. The synergy between LTSpice simulation and memristor-based circuit design opens new avenues for energy-efficient and innovative solutions, propelling analog circuitry into the forefront of modern electronics. Ultimately, this project significantly contributes to the ongoing progress in analog circuit design and memristor-based systems.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur.

# HIGH-SPEED AREA-EFFICIENT VLSI ARCHITECTURE OF THREE-OPERAND BINARY ADDER

A PROJECT REPORT  
(PHASE II)

*Submitted by*

**G.VAIRAMUTHU (112421419018)**

*In partial fulfilment for the award of the degree of*

**MASTER OF ENGINEERING**  
*in*  
**VLSI DESIGN**



**SRI VENKATESWARA COLLEGE OF ENGINEERING AND  
TECHNOLOGY, THIRUVALLUR**



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

**ANNA UNIVERSITY, CHENNAI-600 025**

**ANNA UNIVERSITY, CHENNAI**  
**BONAFIDE CERTIFICATE**

Certified that this Report titled "IMPLEMENTATION OF QAM MODULATOR AND DEMODULATOR FOR 5G" is the bonafide work of NARMADHA S (112421419005) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported herein does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.

*S. Ajeli 29/10/23*  
SIGNATURE

**Ms ANGELIEN SILVIYA**  
Assistant Professor  
Department of Electronics and  
Communication Engineering  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur.



*for 29/10/23*  
SIGNATURE

**Mr. V. RAJESH KUMAR, M.E.,**  
Assistant Professor and Head  
of the Department of Electronics  
and Communication Engineering  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur.

*[Handwritten Signature]*

**PRINCIPAL**  
**Sri Venkateswara College of**  
**Engineering and Technology,**  
**Thirupachur, Thiruvallur - 631 203**

## ACKNOWLEDGEMENT

Protected by the omnipotent powers of the almighty, together with the blessings of our parents, their unconditional love, support and encouragement, success has in completing this project. It is our dignity to dedicate this project to them.

I express my hearty sincerity to our founder Chairman & managing Director **Dr.S.K.PURUSODHAAMAN M.E,Ph.d.**, for providing their appreciation and facilities which made the experience a pleasant one.

It is a great pleasure to express my gratitude and thanks towards our principal **Dr. S.PALANI M.E,Ph.d.**, for their kind support and constant encouragement

I express my profound gratitude to Head of the Department of Electronics and communication Engineering **Mr. V. RAJESH KUMAR, M.E.**, for Their constant support, Valuable suggestions, encouragement and friendly guidance throughtout the period of study, without which hitting this mark of success would have been a layman's dream.

It is a great pleasure to express my gratitude and thanks towards my project guide **S. ANGELIEN SILVIYA** Assistant Professor for his uninterrupted suggestions and words of improvement regarding this project, which played a mojour role in guiding us in my track.

Sincerely, we thank all the faculty members and technical assistance of thr department **Electronics and communication Engineering** for encouraging us time to time in the preparation of this project




**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ABSTRACT

Three-operand binary adder is the basic functional unit to perform the modular arithmetic in various cryptography and pseudorandom bit generator (PRBG) algorithms. Carry save adder (CS3A) is the widely used technique to perform the three-operand addition. However, the ripple-carry stage in the CS3A leads to a high propagation delay. Moreover, a parallel prefix two-operand adder such as Han-Carlson (HCA) can also be used for three-operand addition that significantly reduces the critical path delay at the cost of additional hardware. Hence, a new high-speed and area-efficient adder architecture is proposed using pre-compute bitwise addition followed by carry prefix computation logic to perform the three-operand binary addition that consumes substantially less area, low power and drastically reduces the adder delay.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology  
Thirupachur, Thiruvallur - 631 203

## 6.7 CONCLUSION

In this project, a high-speed area-efficient adder technique and its VLSI architecture is proposed to perform the three-operand binary addition for efficient computation of modular arithmetic used in cryptography and PRBG applications. The proposed three-operand adder technique is a parallel prefix adder that uses four-stage structures to compute the addition of three input operands.



A handwritten signature in blue ink, consisting of a large, stylized 'S' followed by a cursive flourish.

**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

AN EFFICIENT VLSI IMPLEMENTATION OF EDGE  
DETECTION ALGORITHM FOR IMAGE PROCESSING  
APPLICATION

PHASE II REPORT

*Submitted by*

**Suman M[112421419016]**

In partial fulfilled for the award of the

degree of

MASTER OF ENGINEERING

IN

VLSI-DESIGN



SRI VENKATESWARA COLLEGE OF  
ENGINEERING AND TECHNOLOGY - 631 203



*[Signature]*  
PRINCIPAL  
Sri Venkateswara College of  
Engineering and Technology  
Thirupachur, Thiruvallur - 631 203

ANNA UNIVERSITY : CHENNAI 600 025

OCTOBER 2023

ANNA UNIVERSITY CHENNAI 600 025

## BONAFIDE CERTIFICATE

Certified that this project Report titled "AN EFFICIENT VLSI IMPLEMENTATION OF EDGE DETECTION ALGORITHM FOR IMAGE PROCESSING APPLICATION" as the bonafide work of "SUMAN M[112421419016]" who carried out the project work under my supervision.

*[Handwritten signature]*  
09/X/23

**SIGNATURE**

Mr.V.RAJESHKUMAR.,M.E.,  
**HEAD OF THE DEPARTMENT**  
Department of Electronics and  
Communication Engineering  
Sri Venkateswara college of  
Engineering and technology  
Thirupachur,  
Thiruvallur - 631203



*[Handwritten signature]*  
09/X/23

**SIGNATURE**

Mr.V.RAJESHKUMAR,M.E.,  
**ASSISTANT PROFESSOR**  
Department of Electronics and  
Communication Engineering  
Sri Venkateswara college of  
Engineering and technology.  
Thirupachur  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thiruvallur - 631203.  
Thirupachur, Thiruvallur - 631 203



## ACKNOWLEDGEMENT

We genuinely express our deep sense of thanks and gratitude to all these who guided us to complete the project successfully in all the aspects.

We extend the sincere and heartfelt gratitude to our respected **Chairman Dr.S.K Purusothaman M.E., Ph.D.**, "Sri Venkateswara College of Engineering and Technology" for providing us a wide range of facilities in the college premises for carrying out the project work.

Our deepest thanks to the esteemed **Principal Dr.S. Palani M.E.,Ph.D.**, "Sri Venkateswara College of Engineering and Technology" for his encouragement and overwhelming attitude to help students for completing the project work.

We are highly obliged to **Mr.V.RAJESHKUMAR,M.E.**, Head of the **Department, Electronics and Communication Engineering** who helped from the apex of the project. His timely advice, scientific approach and constructive criticism have helped us to a very great extent to accomplish our tasks.

We express our sincere thanks to the internal guide **Mr.V.RAJESH KUMAR,M.E.**, Assistant Professor, Department of ECE for his moral support and guiding and correcting various documents with attention and care. We would also like to record our sincere thanks to all the Department faculty members, parents, friends, who have helped us in one or the other way, without whom this project would have been a distant reality.



**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology.  
Thirupachur, Thiruvallur - 631 203

## ABSTRACT

Edge detection is the core research area among different fields such as; image processing, Computer vision, machine learning and pattern recognition. In object detection, the first obligatory step is to determine the edges of an object in better way that is further used for processing. The feature vector comprises of nothing but key point description, which provides the information of edges. Edge detection is the key to success and is somehow or the other dependent on it. The proposed Sobel edge detection algorithm uses approximation methods to replace the complex operations; the pipelining is employed to reduce the latency. Finally, this algorithm is implemented by Verilog HDL. When compared with the previous hardware architecture for Sobel edge detection, the proposed architecture requires fewer Area, Delay & Power Efficient.



A handwritten signature in black ink, appearing to be "S.V.", written over a large, faint circular outline.

**PRINCIPAL**  
**Sri Venkateswara College**  
**Engineering and Technology,**  
**Thirupachur, Thiruvallur - 631 203**

## CHAPTER 9

### CONCLUSION AND REFERENCES

#### 9.1 CONCLUSION:

This paper mainly focuses on the design and simulation System of the Sobel edge detection method. This method uses two  $3 \times 3$  convolution masks to estimate gradient in X and Y-direction and which is easy to implement than other operators. The Sobel edge detection method calculates 2-D spatial gradient of image intensity at each point of an image by convolution with small and integer valued filters therefore relatively less expensive in terms of computations. Application of Sobel edge detection algorithm to an image may considerably decrease the amount of details to be processed and with pulse width modulation, time-encoded signals corresponding to specific values are generated by adjusting the frequency and duty cycles of signals. With this approach, the latency, area consumption is all greatly reduced.

#### 9.2 REFERENCE

- [1] A. Alaghi and J. P. Hayes, "Survey of stochastic computing," ACM Trans. Embedded Comput. Syst., vol. 12, no. 2s, pp. 92:1-92:19, May 2013.
- [2] J. P. Hayes, "Introduction to stochastic computing and its challenges," in Proc. 52nd ACM/EDAC



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

# VLSI IMPLEMENTATIONS OF HIGH ADAPTIVE FILTER STRUCTURE FOR SPEECH ENHANCEMENT

PHASE II REPORT

Submitted by

**PREETHA A (112421419006)**

In partial fulfillment for the award of the degree of

**MASTER OF ENGINEERING IN VLSI DESIGN**



**SRI VENKATESWARA COLLEGE OF ENGINEERING  
AND TECHNOLOGY, THIRUVALLUR**



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

**ANNA UNIVERSITY, CHENNAI - 600025**

**OCTOBER 2023**

# ANNA UNIVERSITY, CHENNAI

## BONAFIDE CERTIFICATE

Certified that this Report titled "VLSI IMPLEMENTATIONS OF HIGH SPEED ADAPTIVE FILTER STRUCTURE FOR SPEECH ENHANCEMENT" is the bonafide work of PREETHA A (112421419006) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported herein does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.


  
SIGNATURE 9/10/23

Mr. E. MURALI, M. TECH.,  
Assistant Professor and  
of the Department of Electronics  
and Communication Engineering  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur.

F  
  
SIGNATURE 9/10/23

Mr. V. RAJESH KUMAR, M. E.,  
Assistant Professor and Head  
Department of Electronics and  
ommunication Engineering  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur.



  
PRINCIPAL  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ABSTRACT

Implementing a high-speed adaptive filter structure in VLSI for the purpose of speech enhancement is the primary emphasis of this study. There is a need for efficient and low-power digital signal processing techniques due to the rising demand for improved speech quality in a wide range of applications, including telecommunication and voice recognition systems. The suggested adaptive filter structure works to improve voice signal quality by lowering noise levels and raising clarity standards. Using very large scale integration (VLSI) methods, we optimize the adaptive filter for speed, power consumption, and silicon area. For real-time hardware assessment, we use a Virtex FPGA board to run our Verilog HDL code generated in the Xilinx ISE environment. We also carry out the ASIC design Implementation and acquire measurements of power consumption and area utilization from the chip's core design. The findings prove that the proposed adaptive filter structure, when implemented in VLSI, is capable of successfully handling the difficulties inherent in speech enhancement software.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology.  
Thirupachur, Thiruvallur - 631 203

## ACKNOWLEDGEMENT

Protected by the omnipotent powers of the almighty, together with the blessings of our parents, their unconditional love, support and encouragement, success has in completing this project. It is our dignity to dedicate this project to them.

I express my hearty sincerity to our founder chairman & managing Director **Dr. S.K. PURUSOTHAMAN, M.E, Ph.D.**, for providing their appreciation and facilities which made the experience a pleasant one.


It is a great pleasure to express my gratitude and thanks towards our principal **Dr.S. PALANI, M.E, Ph.D.**, for their kind support and constant encouragement.

I express my profound gratitude to Head Department of Electronics and Communication Engineering **Mr . V . RAJESH KUMAR , M . E .**, for their constant support, valuable suggestions, encouragement and friendly guidance through out the period of study, without hitting this mark of success would have been laymans dream.


It is a great pleasure to express my gratitude and thanks towards my project guide **Mr . E . MURALI , M. TECH .**, Assistant Professor for his uninterruptable suggestions and words of improvements regarding this project, which played a major role in guiding us in my track.

Sincerely we thank all faculty members and technical assistants of the department of Electronics and Communication Engineering for encouraging us time to time in the preparation of this project.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

requirements and energy consumption. Cross-Domain Applications: Adaptive filters designed by FIR and Kalman filters could be applied to new domains, such as finance, energy, and environmental monitoring, where signal processing plays a crucial role.



## CONCLUSION

In conclusion, the VLSI implementation of a high-speed adaptive filter structure for speech enhancement, incorporating both Kalman and LMS filters, represents a significant advancement in the field of audio signal processing. This project has successfully demonstrated the feasibility of integrating two powerful adaptive filtering techniques into a single efficient and high-speed hardware platform.

The Kalman filter provides robustness and optimal estimation capabilities,





# IMPLEMENTATION OF LAUNCHING WEBPAGE AND TAKING SCREENSHOT USING SELINIUM

A PROJECT REPORT  
(PHASE-II)

*Submitted by*

**JANANIG (112421419001)**

*In partial fulfillment for the award of the degree of*

**MASTER OF ENGINEERING IN  
VLSI DESIGN**



**SRI VENKATESWARA COLLEGE OF ENGINEERING AND  
TECHNOLOGY, THIRUPACHUR: THIRUVALLUR**



**ANNA UNIVERSITY, CHENNAI 600025**

**OCTOBER 2023**

**PRINCIPAL**  
**Sri Venkateswara College of**  
**Engineering and Technology,**  
Thirupachur, Thiruvallur - 631 203

ANNA UNIVERSITY, CHENNAI  
BONAFIDE CERTIFICATE

Certified that this Report titled "IMPLEMENTATION OF LAUNCHING WEBPAGE AND TAKING SCREENSHOT USING SELENIUM" is the bonafide work of JANANI G (112421419001) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported herein does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.

  
9/10/23  
SIGNATURE

Mrs. K.ARCHANA, M.E,  
Assistant professor  
Department of Electronics and  
Communication Engineering  
Sri Venkateswara College of Engineering  
and Technology,  
Tirupachur, Thiruvallur.

  
09/7/23  
SIGNATURE

Mr. V.RAJESH KUMAR, M.E,  
Assistant professor and head of the department  
of Electronics and Communication  
Engineering  
Sri Venkateswara College of Engineering and  
Technology,  
Tirupachur, Thiruvallur.



  
PRINCIPAL  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ABSTRACT

In this process of testing Web based applications using selenium concept, that which is used to test a particular URL link is properly working or not. In IT industries testing professionals who gives URL links to testers that whether the given links are the tasks for a Testers to implement the process of importing that links to eclipse using JavaScript format to launch the website and checking the particular textbox, radio box, dropdown, windows handling, these are all the concept and procedure to test the webpage.



A handwritten signature in green ink, consisting of a large loop followed by a checkmark-like stroke.

**PRINCIPAL**  
**Sri Venkateswara College of**  
**Engineering and Technology,**  
**Thirupachur, Thiruvallur - 631 203**

## ACKNOWLEDGEMENT

Protected by the omnipotent powers of the almighty, together with the blessings of our parents, their unconditional love, support and encouragement, success has in completing this project. It is our dignity to dedicate this project to them.

I express my hearty sincerity to our founder **Chairman Dr.S.K.PURUSOTHAMAN M.E,Ph.d.**, for providing their appreciation and facilities which made the experience a pleasant one.


It is a great pleasure to express my gratitude and thanks towards our principal **Dr. S. PALANI M.E, Ph.d**, for their kind support and constant encouragement.

I express my profound gratitude to Head of the Department of Electronics and communication-Engineering **Mr. V. RAJESH KUMAR, M.E.**, for Their constant support, Valuable suggestions, encouragement and friendly guidance Throughout the period of study, without which hitting this mark of success would have been a layman's dream.

It is a great pleasure to express my gratitude and thanks towards my project guide **Mrs. K.ARCHANA, M.E.**, Assistant Professor for his uninterrupted suggestions and words of improvement regarding this project, which played a major role in guiding us in my track.

Sincerely, we thank all the faculty members and technical assistance of the department of Electronics and communication Engineering for encouraging us time to time in the preparation of this project.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## CHAPTER 7


### CONCLUSION AND FUTURE SCOPE:

In this way you to use Selenium Open Source Tool for perform Automation Testing on Web based application. That to implement the automatic launch of the webpage in the selenium testing tool.

Nowadays, there are many Web page like Flipkart, amazon in shopping side where as in another field like medical, social medias there are many website links that are in usage were in this project I am going to do the process of the selenium concept. That process is to launch a webpage of automatic process of searching the given web data while launching it and then to take automatic screenshot taken by the browser and then automatically saved onto the folder. By this we can analyses it works properly or it has any bugs that occurred in the process.

In future there will be more usage of social medias where people are very active in using phones. Upcoming generations are very advanced and they want new innovations in online website to use, so that this process is used to check the new launching websites that will be detected by this form of selenium IDE tool with advanced methods.



  
PRINCIPAL  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203.

DESIGN OF A LOW -POWER AND LOW AREA-  
FLASH ADC USING SAR COMPARATOR ON  
CMOS PROCESS

A PROJECT REPORT

(PHASE II)

*Submitted by*

**J.KANIMOZHI(112421419002)**

*In partial fulfillment for the award of the degree of*

MASTER OF ENGINEERING IN  
VLSI DESIGN



SRI VENKATESWARA COLLEGE OF ENGINEERING AND  
TECHNOLOGY, THIRUPACHUR, THIRUVALLUR



ANNA UNIVERSITY, CHENNAI, 600 025  
OCTOBER 2023  
PRINCIPAL  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## BONAFIDE CERTIFICATE

Certified that this Report titled Design of a Low power and Low Area Flash ADC Using SAR Comparator on CMOS Process is the bonafide work of J.KANIMOZHI (112421419002) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported here in does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.

  
09/11/23

**SIGNATURE**

**Dr. ANAND KUMAR, M.TECH, Ph.D**

Assistant Professor

Department of

Electronics and Communication

Engineering,

Sri Venkateswara College of

Engineering & Technology,

Thirupachur, Thiruvallur.



  
09/11/23

**SIGNATURE**

**Mr. V. RAJESH KUMAR, M.E.,**

Assistant Professor and Head

of the Department

Electronics and Communication

Engineering,

Sri Venkateswara College of

Engineering & Technology,

Thirupachur, Thiruvallur.

**PRINCIPAL**  
**Sri Venkateswara College of**  
**Engineering and Technology,**  
Thirupachur, Thiruvallur - 631 203

## ACKNOWLEDGEMENT

Protected by the omnipotent powers of the **ALMIGHTY GOD**, together with the blessings of our **Parents** ,their unconditional love, support and encouragement,success has in completing this project. It is our dignity to dedicate this project to them.

I express my hearty sincerity to our founder **Chairman & managing Director Dr.S.K.PURUSOTHAMAN,M.E.,PhD.**, for providing their appreciation and facilities which made the experience a pleasant one.

It is a great pleasure to express my gratitude and thanks towards our principal **Dr. S.PALANI.M.E.,PhD.**,for their kind support and constant encouragement

I express my profound gratitude to Head of the Department of Electronicsand communication Engineering **Mr. V.RAJESH KUMAR,M.E.**, for their constant support, Valuable suggestions, encouragement and friendly guidance throughtout the period of study,layman's dream.

It is a great pleasure to express my gratitude and thanks towards my projectguide **Dr. ANAND KUMAR M.tech,Ph.D.**, Assistant Professor for his uninterrupted suggestions and words of improvement regarding this project which played a major role in guiding us in my track.

Sincerely, we thank all the faculty members and technical assistance of the department of Electronics and communication Engineering for encouraging

us time in the preparation of project.



**PRINCIPAL**


**Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203**



## ABSTRACT

This project presents a low-area 8-bit flash ADC that consumes low power. The flash ADC includes four main blocks—an analog multiplexer (MUX), a comparator, an encoder, and an SPI (Serial Peripheral Interface) block. The MUX allows the selection between eight analog inputs. The comparator block contains a Double-Tail (DT) comparator, a control circuit, and a proposed architecture of Successive Approximation Register comparator (SAR). The advantage of using the SAR comparator is to reduce the number of comparators by half, which helps reduce the design area. The SPI block can provide a simple way for the ADC to interface with microcontrollers. This mixed-signal circuitry is designed and simulated using CMOS technology.



  
**PRINCIPAL**  
**Sri Venkateswara College of**  
**Engineering and Technology,**  
**Thirupachur, Thiruvallur - 631 203**

## 7 CONCLUSION


The design and simulation of a low-area 4-bit Flash ADC utilizing a SAR (Successive Approximation Register) comparator on a CMOS process, implemented in LTSpice, have yielded significant and promising results. One of the primary accomplishments of this project is the achievement of remarkable area efficiency, making the ADC particularly well-suited for applications with stringent size constraints. The design's compatibility with CMOS process technology highlights its practicality and potential for integration into modern integrated circuits.

The SAR comparator's performance has been rigorously validated, demonstrating its ability to provide precise and reliable analog-to-digital conversion. The 4-bit resolution meets fundamental conversion requirements while maintaining a streamlined hardware architecture, a crucial aspect of this low-area design. Furthermore, the ADC exhibits competitive speed and low latency, positioning it for deployment in real-time signal processing scenarios where rapid data conversion is essential.

Notably, this project emphasizes power efficiency, a critical consideration for battery-powered applications. The combination of area efficiency and reduced power consumption makes this 4-bit Flash ADC design an appealing choice for a wide range of portable and energy-conscious electronic systems. In conclusion, this project contributes valuable insights into low-area ADC design, showcasing the potential for efficient, compact, and high-performance analog-to-digital conversion in CMOS-based applications.



41

  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology.  
Thirupachur, Thiruvallur - 631 203

# IMPLEMENTATION OF MODULATOR AND DEMODULATOR FOR 5G

A PROJECT REPORT  
(PHASE II)

*Submitted by*

**NARMADHA S (112421419005)**

*In partial fulfilment for the award of the degree of*

**MASTER OF ENGINEERING**

*in*

**VLSI DESIGN**



**SRI VENKATESWARA COLLEGE OF ENGINEERING AND  
TECHNOLOGY, THIRUVALLUR**



**PRINCIPAL**

**ANNA UNIVERSITY, CHENNAI**

**Sri Venkateswara College of  
Engineering and Technology,**

**Thirupachur, Thiruvallur - 631 203**

**OCTOBER 2023**

ANNA UNIVERSITY, CHENNAI

BONAFIDE CERTIFICATE

Certified that this Report titled "IMPLEMENTATION OF QAM MODULATOR AND DEMODULATOR FOR 5G" is the bonafide work of NARMADHA S (112421419005) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported herein does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.



SIGNATURE

Dr. ANAND KUMAR M.Tech., Ph.D

Assistant Professor


Department of Electronics and

Communication Engineering

Sri Venkateswara College of

Engineering and Technology,

Thirupachur, Thiruvallur.



SIGNATURE

Mr. V. RAJESH KUMAR, M.E.,

Assistant Professor and Head

of the Department of Electronics

and Communication Engineering

Sri Venkateswara College of

Engineering and Technology,

Thirupachur, Thiruvallur.





PRINCIPAL

Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ABSTRACT

Recently, Many Multicarrier Communication Techniques have been developed to support requirements for next wireless communication, namely the fifth generation (5G) wireless communication. The Quadrature Amplitude Modulation system is one of the proposed modulation schemes for the next wireless communication system because it provides high data rate and the benefit of very low side lobes leading to less inter-carrier interference (ICI). The main goal of this project is to design and Implement the QAM modulator and demodulator for 5G network. A Quadrature Amplitude Modulator and Demodulator for 5G communication networks is the focus of this project's design and development efforts. To achieve high data rates and spectrum efficiency, this project will create the required hardware components for supporting sophisticated modulation schemes on an FPGA platform. Carrier and temporal synchronization methods signal processing algorithms, and verification via simulation and testing will all be required for the actual implementation.



**PRINCIPAL**

**Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203**

## ACKNOWLEDGEMENT

Protected by the omnipotent powers of the Almighty God, together with the blessings of our Parents, their unconditional love, support and encouragement, success has in completing this project. It is our dignity to dedicate this project to them.

I express my hearty sincerity to our Chairman **Dr. S.K. PURUSOTHAMAN, M.E., Ph.D.**, for providing their appreciation and facilities which made the experience a pleasant one.


It is a great pleasure to express my gratitude and thanks towards our Principal **Dr. S. PALANI, M.E., Ph.D.**, for their kind support and constant encouragement.

I express my profound gratitude to Head Department of Electronics and Communication Engineering **Mr. V. RAJESH KUMAR, M.E.**, for their constant support, valuable suggestions, encouragement and friendly guidance through out the period of study, without hitting this mark of success would have been laymans dream.

It is a great pleasure to express my gratitude and thanks towards my project guide **Dr. ANAND KUMAR, M.Tech, Ph.D** Assistant Professor for his uninteruptable suggestions and words of improvements regarding this project, which played a major role in guiding us in my track.

Sincerely we thank all faculty members and technical assistants of the department of Electronics and Communication Engineering for encouraging us time to time in the preparation of this project.



  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## CHAPTER 8

### CONCLUSIONS & REFERENCES

#### CONCLUSION


The implementation of QAM (Quadrature Amplitude Modulation) modulation and demodulation for 5G networks using the ModelSim design tool represents a significant milestone in the realm of wireless communication technology. In this project, the advantages of QAM modulation become strikingly evident. It offers the capability to transmit high volumes of data efficiently, addressing the substantial data requirements of 5G networks. Moreover, the project demonstrates the enhancement of spectral efficiency, effectively optimizing spectrum-utilization and thus contributing to the expansion of network capacity.

One noteworthy aspect of this project is the precision and reliability of ModelSim in simulating QAM modulation and demodulation. Its accuracy plays a pivotal role in the comprehensive testing and validation of these critical components, ensuring that they perform as intended in the complex 5G environment. This precision further translates into the preservation of signal fidelity, which is paramount for ensuring the reliability of communication in 5G networks.

Additionally, the project highlights the achievement of low error rates, a key determinant of the robustness and integrity of data transmission in 5G networks. Reduced latency, another notable outcome, holds immense significance for applications such as autonomous vehicles and remote surgery, where real-time communication is imperative.

Ultimately, this project's successful implementation of QAM modulation and demodulation for 5G networks lays a strong foundation for future research and development in the field of wireless communication technology.



  
**PRINCIPAL**  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

A LOW POWER AND HIGH – ACCURACY  
APPROXIMATE MULTIPLIER WITH  
RECONFIGURABLE TRUNCATION

A PROJECT REPORT

(PHASE II)

Submitted by

SATHYARAJ. R (112421419011)

*In partial fulfilment for the award of the degree of*

MASTER OF ENGINEERING

*in*

VLSI DESIGN



SRI VENKATESWARA COLLEGE OF ENGINEERING AND  
TECHNOLOGY, THIRUVALLUR



ANNA UNIVERSITY, CHENNAI-600 025

OCTOBER 2023

PRINCIPAL

Sri Venkateswara College of  
Engineering and Techno y.  
Thirupachur, Thiruvallur - 6 2023




## BONAFIDE CERTIFICATE

Certified that this Report titled "A LOW POWER AND HIGH – ACCURACY APPROXIMATE MULTIPLIER WITH RECONFIGURABLE TRUNCATION" is the bonafide work of SATHYARAJ R (112421419011) who carried out the work under my supervision. Certified further that to the best of my knowledge the work reported herein does not form part of any other thesis or dissertation on the basis of which a degree or award was conferred on an earlier occasion on this or any other candidate.



SIGNATURE

C.BHUVANESWARI, M.E.,  
Assistant Professor  
Department of Electronics and  
Communication Engineering  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur.



SIGNATURE

Mr. V. RAJESH KUMAR, M.E.,  
Assistant Professor and Head  
of the Department of Electronics  
and Communication Engineering  
Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur



PRINCIPAL

Sri Venkateswara College of  
Engineering and Technology,  
Thirupachur, Thiruvallur - 631 203

## ACKNOWLEDGEMENT

Protected by the omnipotent powers of the **Almighty God**, together with the blessings of our **Parents**, their unconditional love, support and encouragement, success has in completing this project. It is our dignity to dedicate this project to them.

I express my hearty sincerity to our **Chairman Dr. S.K.PURUSOTHAMAN, M.E., Ph.D.**, for providing their appreciation and facilities which made the experience a pleasant one.

It is a great pleasure to express my gratitude and thanks towards our **Principal Dr.S. PALANI, M.E., Ph.D.**, for their kind support and constant encouragement.

I express my profound gratitude to Head Department of Electronics and Communication Engineering **Mr.V.RAJESH KUMAR, M.E.**, for their constant support, valuable suggestions, encouragement and friendly guidance throughout the period of study, without hitting this mark of success would have been laymans dream.

It is a great pleasure to express my gratitude and thanks towards my project guide **C.BHUVANESWARI, M.E.**, Assistant Professor for his uninterrupted suggestions and words of improvements regarding this project, which played a major role in guiding us in my track.

Sincerely we thank all faculty members and technical assistants of the department of Electronics and Communication Engineering for encouraging us time to time in the preparation of this project.




**PRINCIPAL**  
**Sri Venkateswara College of**  
**Engineering and Technology.**  
Thirupachur, Thiruvallur - 631 203

## ABSTRACT

Multipliers are among the most critical arithmetic functional units in many applications, and those applications commonly require many multiplications which result in significant power consumption. For applications that have error tolerance, employing an approximate multiplier is an emerging method to reduce critical path delay and power consumption. An approximate multiplier can trade off accuracy for lower energy and higher performance. In this project, we not only propose an approximate 4-2 compressor with high accuracy, but also an adjustable approximate multiplier that can dynamically truncate partial products to achieve variable accuracy requirements. In addition, we also propose a simple error compensation circuit to reduce error distance. The proposed approximate multiplier can adjust the accuracy and power required for multiplications at run-time based on the users' requirement



  
PRINCIPAL  
Sri Venkateswara College of  
Engineering and Technology  
Thirupachur, Thiruvallur - 631 203

## CHAPTER 7

### CONCLUSION


#### 7.1 CONCLUSION

In this project a high accuracy approximates 4-2 compressor that can be used to construct an approximate multiplier is proposed. The proposed approximate multiplier dynamically truncates partial products to adjust the accuracy and a simple error compensation circuit is used to reduce the error distance. Compared to other approximate multipliers, our proposed multiplier has the lowest mean error distance and lowest average power consumption. Our proposed multiplier has high reconfigurability with Trunc signals easily adjusted at runtime, which are chosen empirically from the shift number used in the quantization phase when the results are passed to the next layer, and it also has flexibility of modifying the Trunc signals with different partitions. Depending on the applications, high accuracy, low power consumption or balance between the two can be achieved.

#### 7.2 APPLICATIONS

- In order to investigate the behaviour of the approximate multipliers in typical error-resilient applications, we considered some examples of image processing using either unsigned or signed multipliers.
- Image Blending
- Image Smoothing and Sharpening



  
PRINCIPAL  
Sri Venkateswara College of  
Engineering and Technology  
Thirupachur, Thiruvallur - 631 203